Our goal is to create a Zynq Soc processor design and use the Logic Analyzer to debug the signals we are interested in. First, open Vivado and create a project. Add these IP cores, Click Run ConnecTIon AutomaTIon to let the software automatically connect us. Select ALL AutomaTIon in the dialog that opens. Ok, the software is automatically connected, If you want to observe the signal of interest, right click here - Generate Output Products, Create HDL Wrapper, compile, after the execution is complete, select the signal of interest, right-Mark, Then there will be changes in the block block diagram, as shown in the figure, two insects, Execute Set Up Debug, the signal just marked will appear. Next, set the sampling depth, Then execute Implement Design and Generate Bitstream. Export to SDK after completion. To be continued. . . xcool vape enjoy free, Disposable Vape Pen brand Xcool vapor disposable vape pen, xcool vapor hnb, xcool vapor cbd Shenzhen Xcool Vapor Technology Co.,Ltd , https://www.szxcoolvapor.com